Senior R&D Engineer - FPGA Developer

Over 60 years ago, Hitachi Energy introduced a new way of transmitting electricity across long distances with minimum losses – High Voltage Direct Current (HVDC). HVDC technology can now deliver up to 12 gigawatts of power at voltage levels of up to 1,100 kV, covering distances of more than 3,000 kilometers. HVDC enables easier integration of renewable energy sources. 

You will contribute significantly to successful results in the heart of HVDC station: Modular Advanced Control for HVDC (MACH™). The MACH™ control system provides unequalled calculation capacity and enables a high degree of integration and handling for all control and protection functions. Moreover, MACH™ control provides advanced fault registration and remote-control functions. The system is designed to run 24/7 for thirty years or more, allowing the HVDC system to be controlled and protected in the most reliable way throughout its lifetime.

As a part of global R&D organization you will cooperate on daily bases with colleagues from MACH teams in Sweden and India. Development in Krakow is focused among I/O systems, DSP (digital signal processor) units, and Power Electronics control units. You will develop further your skills and contribute into development of next generations of MACH™ system. You are going to work in the team led by Tomasz Dziubinski.

How you'll make an impact

• Participation in full design cycle of next generation HVDC control and protection system based on FPGA modules from world class vendors.
• Scouting of applicable solutions based on project requirements, having real impact on requirements and final solution.
• Development, simulation, and validation using VHDL + ModelSim + VUnit.
• Contributing to continues integration process.
• Prototyping and testing on real HW in modern laboratories.
• Cooperation with international teams.
• Living Hitachi’s core values of safety and integrity, which means taking responsibility for your own actions while caring for your colleagues and the business.

Your background:

• At least Master degree in Electronics/Control Engineering or related field.
• At least 10 years of experience of FPGA/ASIC design & simulation in VHDL/(and/or Verilog).
• Good understanding of synchronous design, time constraining and static timing analysis.
• Experience with laboratory equipment, prototyping and testing.
• Strong commitment to safe work practices and dedication to following all relevant workplace safety guidelines.
• High level of self-motivation, curiosity, and desire to learn about modern technologies.
• A collaborative, solutions-oriented approach, and effective communication skills.
• Experience in modelling in High Level Synthesis would be an advantage.
• Experience in self-testing test-benches and regression tests would be an advantage.

More about us

• Modern and friendly office in the city center.
• Flexible working hours.
• International and sustainable working environment.
• Innovative projects with the possibility of real impact on energy industry.
• Valuable technical trainings and possibility to learn.
• Knowledge sharing initiatives.
• Focusing on stability and employee long term relationship.